Circuit Design Style for Energy Efficiency: LSDL and Compound Domino
نویسندگان
چکیده
Introduction of sub-90nm technology has made a profound impact on circuit designs. Thus, it requires understanding of existing design styles for desired energy-efficiency. We compare adder designs in the energy-delay space, implemented with Limited Switch Dynamic Logic (LSDL) and Compound Domino Logic (CD) in a 65nm SOI technology. Evaluation results show that LSDL can provide more than 35% energy savings than CD with 25% switching activity at relaxed cycle times greater than 10.5 FO4.
منابع مشابه
Energy-efficiency bounds for noise-tolerant dynamic circuits
Presented in this paper are lower bounds on energy-efficiency of the mirror noise-tolerant dynamic circuit technique. These lower bounds are derived by solving an energy optimization problem subject to an information-theoretic constraint. Design overheads associated with the noise-tolerant circuit techniques are discussed and incorporated into the optimization problem. Simulation results for a ...
متن کاملLimited switch dynamic logic circuits for high-speed low-power circuit design
logic circuits for high-speed low-power circuit design W. Belluomini D. Jamsek A. K. Martin C. McDowell R. K. Montoye H. C. Ngo J. Sawada This paper describes a new circuit family—limited switch dynamic logic (LSDL). LSDL is a hybrid between a dynamic circuit and a static latch that combines the desirable properties of both circuit families. The paper also describes many enhancements and extens...
متن کاملHigh-speed CORDIC implementations using advanced circuit techniques
This paper presents results on using advanced domino circuit design techniques to implement a CORDIC processor. Skew-tolerant domino, enhanced precharged contention, nonblocking domino and pulsed reset domino circuit techniques are explained and applied to the implementation of this functional unit. For comparison purposes, a baseline design using standard two-phase domino with intermediate lat...
متن کاملA New Ultra Low-Power and Noise Tolerant Circuit Technique for CMOS Domino Logic
Dynamic logic style is used in high performance circuit design because of its fast speed and less transistors requirement as compared to CMOS logic style. But it is not widely accepted for all types of circuit implementations due to its less noise tolerance and charge sharing problems. A small noise at the input of the dynamic logic can change the desired output. Domino logic uses one static CM...
متن کاملSelectively Clocked Skewed Logic (SCSL): A Robust Low-Power Logic Style for High-Performance Applications
In very high performance designs, dynamic circuits, such as Domino Logic, are used because of their high speed. Skewed logic circuits can be used to achieve designs having performance comparable to that of Domino but with better scalability. Moreover, a selective clocking scheme may be applied to enhance the power savings for skewed logic circuits. This paper proposes Selectively Clocked Skewed...
متن کامل